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FIG. 2
DESIGN PARAMETERS:
N:
Width of the ESR, MASK and DCR.
CLK_EDGE: If the generic value = 1
then the ESR, MASK and DCR are triggered by the

rising clock edge of the system clock CLK
else if the generic value = 0

then the ESR, MASK and DCR are triggered by
the falling edge of the CLK.
STEPS:

Step
Step
Step
Step
Step
Step
Step

1
2
3
4
5
6

7

Initiate
Initiate
Initiate
Initiate
Initiate
Initiate
Initiate

an N bit ESR triggered by the CLK according to the CLK_EDGE.
an N bit MASK triggered by the CLK according to the CLK_EDGE.
an N bit DCR triggered by the CLK according to the CLK_EDGE.
a SRESR triggered by the rising edge of the test clock TCK.
a SRMASK triggered by the rising edge of the test clock TCK.
a SRDCR triggered by the rising edge of the test clock TCK.
combinational logic to process the input signals, the SH, CPI and

UP signals, as follows:

Step 7A

If the SH signal has a binary one value,

then begin
(1)
(2)

shift the SRESR [1] onto TDO
shift the SRMASK [1] onto TDO
shift the SRDCR [1] onto TDO
for i =1 to N-l

(3)

shift SRESR[f+l] into SRESRlt']
shift SRMASK[t+l] into SRMASKlf]
shift SRDCR[t+l] into SRDCR[i]
shift TDI into SRESR[N]
shift ID] into SRMASK[N]
shift TDI into SRDCR[N]

Step 78:

Step 7C:

end.
If the CPT signal has a binary one value,
then write the data bit vector in the ESR
into the SRESR
write the data bit vector in the MASK
into the SRMASK
write the data bit vector in the DCR
into the SRDCR.
If the UP signal has a binary one value,
then write the test data bit vector in the SRESR
into the ESR
write the test data bit vector in the SRMASK
into the MASK
write the test data bit vector in the SRDCR
into the DCR.
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MAINTENANCE REGISTERS WITH
BOUNDARY SCAN INTERFACE

during offline testing. For offline testing functions, the
assembly is not controlled by the ASIC system’s main
operations. Rather it is controlled by a maintenance
application, Which can be part of the ASIC system, or
another maintenance application outside the control of the
ASIC system, e.g, Automatic Test Equipment application or
a user driven application. During of?ine testing, the main

FIELD OF THE INVENTION

This invention relates to maintenance registers Which
employ a standard Boundary Scan interface and, more
particularly, to maintenance registers accessed by a Bound
ary Scan interface for interfacing betWeen Concurrent Fault

Detection Circuits (CFDCs), Which are supported by the
maintenance registers) and an Application Speci?c Inte
grated Circuit (ASIC) in Which the CFDCs and the main
tenance registers are implemented.

tenance register assembly does not communicate directly
With the maintenance application controlling it. Rather,
10

connect the maintenance register assembly and the mainte
nance application.

BACKGROUND OF THE INVENTION

CFDCs are important components for online testing in

historically, a traditional system interface has been used to

15

HoWever, there are several disadvantages of using the
traditional system interface betWeen the maintenance regis
ter assembly and the maintenance application. They are
based on the contribution of the assembly to the area

systems designed for high reliability, high availability, and/

overhead of the ASIC system in Which the assembly is

or systems designed to be testable so that a particular system
component Which is faulty can be replaced, such systems as

implemented. Area overhead includes the physical (i.e.,
hardWare) resources used for operations of the ASIC system

ASICs, Printed Circuit Boards (PCBs) and digital systems

as Well as softWare resources. While the CFDC support

such as electronic sWitching systems (such systems are

functions provided by the assembly are essential to the ASIC
system operation, the assembly can have a signi?cant impact

hereinafter referred to as ASIC systems). CFDCs are typi

cally incorporated into ASIC systems to test predetermined

on such area overhead.

components of such systems for errors and to support the

Maintenance registers provide such a reporting mechanism.
The primary maintenance register for supporting the CFDCs

The traditional interface requires an input and an output
pin for each bit of each maintenance register in order to
access the data bits stored in each such register. For example,
Where the MASK register is a 20 bit Wide register, 40 pins
are needed on the maintenance register assembly (20 input
and 20 output pins) to access the register’s data. In addition,

is an error source register (ESR) Which latches and holds

With a 20 bit Wide MASK register, the ESR and DCR also

error data from the CFDCs. The error data indicates errors

contain 20 bits (since the functionality of the maintenance
registers requires that the MASK register and the DCR have
the same con?guration, including bit Width, as the ESR).
Therefore, the number of pins on the assembly necessary to

ASIC system’s maintenance operations.

25

Since CFDCs identify errors in ASIC system components,
there is a need for a systematic error reporting mechanism.

identi?ed by the CFDCs for predetermined components in
the ASIC system. Additional maintenance registers, namely
a mask (MASK) register and a diagnostic control register
(DCR), as Well as interrupt circuits, namely an interrupt
(INT) circuit With or Without a priority encoded interrupt
(PEINT) circuit, can be added to the ESR. These registers

access the contents of the registers is 120. The necessity of
tWo pins per bit for each maintenance register of the assem
bly incurs a signi?cant area overhead penalty for the ASIC

and circuits provide additional functionality in supporting
the CFDCs. Namely, the MASK register and the interrupt
circuits support the ESR in prioritiZing the reporting of

system. Also, ongoing developments for increasing the
functionality of ASIC systems by adding system compo

35

errors, and the DCR supports testing the CFDCs themselves

nents further increases the bit Width of the registers. This is
because the bit Width of the ESR equals the number of

to ensure that they are fault-free. Either the ESR alone, or in
combination With any of the MASK, DCR or the INT circuit

components Which the CFDCs test. As a result, there is an

(With or Without the PEINT circuit), is hereinafter referred to
as the maintenance register assembly.

ongoing need to add to the bit Width of the maintenance

registers in the assembly and, accordingly, further increase
45

The functions performed by the ESR, MASK register and

the overhead area penalty With the use of the traditional

system interface.
Another disadvantage of using the traditional system

the interrupt circuits described above occur during online

testing. “Online testing,” performed by online testing

interface is that in order to avoid the overhead penalty of tWo

devices (e.g., the CFDCs) during the main operations of the
ASIC system, is the testing of components Which perform

pins per bit for each maintenance register, multiple pins have

the system’s main operations. Online testing ensures that the
components are fault-free. During online testing, the ASIC
system components are tested by the CFDCs and the results
of such testing are latched by the ESR. Also, either the ESR
alone, or in combination With the MASK register and/or the
interrupt circuits, reports errors to the maintenance applica
tion of the ASIC system. For online testing functions, the

maintenance register assembly is controlled by the main
operations of the ASIC system.
“Offline testing,” performed in parallel With or indepen
dently of the main operations of the ASIC system, is the
testing of components Which perform functions separate
from the system’s main operations, e.g., testing of the
CFDCs and maintenance register assembly. Offline testing

been abandoned in favor of the traditional interface access
ing solely the ESR or a reduced amount of data from such

55

register. That is, instead of accessing the contents of each
register, the traditional interface accesses solely the data bits
of the ESR. Alternatively, instead of accessing the entire
contents of the ESR to identify each CFDC (and by

extension, each ASIC system component) producing an
error, the traditional interface accesses an output pin for
limited information as to the existence of an error in any

CFDC. For example, the ESR can indicate the existence of
an error on a single output pin by providing the result of
logically ORing each data bit in the register, Where an error

is represented by a binary “one” value. These approaches
result in loWering the overhead penalty. HoWever, such
reduction is at the expense of accessing the MASK register

ensures that such components are fault-free. This is in effect 65 and the DCR and of providing suf?cient information to

a second level of testing comprising testing the online
testing devices themselves. In addition, the DCR operates

identify the components of the ASIC system in Which errors
are detected.

6,052,808
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Offline testing using the traditional interface either incurs
signi?cant overhead penalty or, Where such penalty is

shift registers containing the same con?guration as their

corresponding maintenance registers. The shift registers are
also coupled in a daisy chain connection in order to form the
serial data-path from a test input data line (from the Bound
ary Scan interface) to the maintenance register assembly,
and through each of the shadoW registers to a test data output

reduced by limiting access solely to the ESR or to limited
information about the existence of an error from the ESR,

results in insuf?cient testing of the assembly. Accordingly,
there is a need to improve the interface used for offline

testing of the maintenance register assembly in order to
reduce the overhead penalty, While providing comprehen
sive testing of the assembly.
Another type of interface, other than the traditional
interface, is knoWn. This is the so-called Boundary Scan
interface Which his been used exclusively for offline testing
of integrated circuit. The roots of the Boundary Scan inter
face are found in the scan test methodology developed in the
1960s. An example of one implementation of this technol

line of the assembly. Also, additional hardWare (i.e., three
control pins and the test clock pin), implementation circuitry
and test logic are added to the assembly to implement the
10

traditional system interface to a total of tWo input and output
15

ogy is described in US. Pat. No. 3,582,902, granted Jun. 1,

assembly. In addition, such drastic pin reduction is achieved
20

Architecture, IEEE Standards Board, IEEE, Inc., 345 East
47th Street, NeW York, NY. 10017, USA, (1990). These
publications are incorporated in their entirety herein by

face according to our invention is the extension of such
interface to online testing in addition to the primary use of
25

by Which integrated circuits (ICs) may be designed accord
ing to the Boundary Scan standard such that their external
connections may be tested using a four to six pin interface

and implementation circuitry. Another application based on

While providing the Boundary Scan interface With access to
the entire contents of each register so that comprehensive

testing of the assembly is not comprised.
Another aspect of implementing the Boundary Scan inter

IEEE Standard Test Access Port and Boundary-Scan

reference.
Historically, this standard architecture provided a means

pins (as Well as four pins for control signals) for the
maintenance register assembly With the Boundary Scan
interface. Similarly, using the Boundary Scan interface
drastically reduces the area overhead for offline testing of the

1971. In addition, a standard Boundary Scan test architec
ture Was approved by the American National Standards
Institute (ANSI) and the Institute of Electrical and Electron

ics Engineers (IEEE) in 1990. IEEE Standard 1149.1-1990,

Boundary Scan interface.
Accordingly, the pin count is drastically reduced from tWo
input and output pins per bit of each register using the

such interface for offline testing. That is, the maintenance
register assembly of our invention supports a combination of
offline and online testing operations accessed by the Bound
ary Scan interface. For example, during of?ine testing, the
Boundary Scan interface clears and forces errors in the

30

the standard also evolved. That is, the use of the Boundary
Scan interface for offline testing of the ICs.

maintenance registers by transmitting test data to the shift
registers for subsequent transmission to their corresponding
maintenance registers. Then, during online testing, the

SUMMARY OF THE INVENTION

CFDCs. Fault recovery actions can then be initiated in the

assembly processes the error data transmitted from the
35

Our invention is directed to providing a Boundary Scan

interface betWeen the maintenance registers (Which support
the CFDCs) and the maintenance application of the ASIC
system (in Which the CFDCs and the maintenance registers
are implemented) and/or of a remote maintenance applica
tion.
We have found that the Boundary Scan interface of the
prior art has not heretofore been used to access maintenance
register assemblies constructed according to our invention.
In addition, We have found that the testing functions of the

event that the interrupt circuits send an interrupt signal to the
ASIC system’s maintenance application to report an error
based on the test data.

40

Accordingly, in addition to drastically reducing the area
overhead for offline testing, the implementation of the
Boundary Scan interface for the maintenance register assem
bly according to our invention also expands the use of the
interface to online testing functions.

45

Boundary Scan interface applied to such assemblies, accord

BRIEF DESCRIPTION OF THE DRAWINGS

ing to our invention, can expand the use of the interface from

The foregoing and other features and advantages of the
present invention Will be more readily apparent from the

solely offline testing to online testing as Well.
Accordingly, our invention implements the Boundary

folloWing detailed description When read in conjunction
With the accompanying draWings, Wherein:

Scan interface as the interface to maintenance registers

FIG. 1 is a block diagram of a maintenance register
assembly, a Boundary Scan interface and a set of Concurrent
Fault Detection Circuits according to an illustrative embodi

assemblies during of?ine testing and online testing. Of?ine
testing operations of such an interface include monitoring
and testing the maintenance register assembly and the
CFDCs. The Boundary Scan interface has several advan
tages in contrast to the traditional system interface. Most

55

importantly, the Boundary Scan interface requires the addi
tion of six pins to the maintenance register assembly (as Well
as implementation circuitry) according to our invention in

DESCRIPTION OF ILLUSTRATIVE
EXEMPLARY EMBODIMENTS
60

Referring to FIG. 1, there is a shoWn a block diagram of

a maintenance register assembly 1 accessed by a Boundary
Scan interface 2 for an ASIC system (not shoWn) according

access is through a serial data-path so that the tWo pins

access data along this serial data-path. The assembly accord
ing to our invention implements the serial data-path as
folloWs: shadoW registers are created for each of the ESR,
the MASK register and the DCR. The shadoW registers are

assembly Which implements the Boundary Scan interface
according to the illustrative embodiment of FIG. 1.

order to access the entire contents of each maintenance

register in the assembly. In addition, only tWo of the pins are
dedicated to the input and output of data for such mainte
nance registers. The standard Boundary Scan interface

ment of the present invention;
FIG. 2 is the test logic of the maintenance register

to an illustrative embodiment of our invention. Assembly 1
65

includes devices typically used for online testing performed
by the assembly 1 and devices added to the assembly in
order to implement the Boundary Scan interface 2 for testing

6,052,808
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of the assembly 1 itself. In the illustrative embodiment, the
components for the online testing performed by the assem
bly 1 comprise a series of maintenance registers, namely, an

maintenance register assembly 1 via the ERR line (shoWn
With a cross line to indicate that it includes parallel lines).
The ERR input is transmitted to the ESR 3.

error source register (shoWn as ESR) 3 and a MASK register

The ESR 3 contains an error data bit vector having a bit

(shoWn as MASK) 4, an interrupt circuit (shoWn as INT
circuit) 6 and a priority encoded interrupt circuit (shoWn as
PEINT circuit) 7. The assembly 1 has a system clock line

Width N, Where N is a generic integer equivalent to the
number of CFDCs 8. Since each CFDC transmits its error
data bit on a separate line of the ERR line, N is also

equivalent to the number of lines of the ERR line (shoWn

(shoWn as the CLK line) and an error line (shoWn as the ERR

With a N to indicate that there are N lines). Each of the N bits

line) as inputs. Its outputs include an INT circuit line (shoWn
as the INT line) and a PEINT circuit line (shoWn as the

PEINT line). Also, Concurrent Fault Detection Circuits
(CFDCs) 8, each of Which provides a signal transmitted on
the ERR input line to the assembly 1, have as inputs the CLK
line and input lines (not shoWn) from the components Which
such CFDCs test (not shoWn). Also shoWn in the assembly
1 of FIG. 1 is a diagnostic control register (DCR) 5 and the
output from such register 5, the DCR line, Which is also an
input to the CFDCs 8. The DCR 5 is used during offline

10

extension, to the representation of an error in a particular

component of the ASIC system. In addition, the binary value
designations Which indicate an error or a fault-free status for
15

testing to force errors in the CFDCs 8.

The testing functions performed by the assembly 1 during
online testing are described ?rst. Then, the testing of the
assembly 1 itself, as accessed by the Boundary Scan inter
face 2 during offline and online testing, is described.
Referring again to FIG. 1, in the illustrative embodiment
according to our invention, the ESR 3 is a register Which
processes error data from CFDCs 8 in order to identify the

25

existence of one or more errors in component(s) of the ASIC

altered after the initial design and implementation of the
CFDCs 8 and the assembly 1 (e.g., CFDCs can be added or

Since the functionality of the ESR 3 is based on the
CFDCs 8 it supports, reference is noW made to the CFDCs
8. The general function of the each CFDC 8 is to test a

provide the resulting error data to the ESR 3. There are

the components tested by the CFDCs 8 are retained by the
ESR 3. Accordingly, Where the ESR 3 contains a binary Zero
value in a particular bit position, it represents that for the
CFDC 8 corresponding to that bit position, the component of
the ASIC system Which that CFDC 8 tested is fault-free.
Similarly, Where a binary one value is held in the bit
position, the corresponding system component contains an
error. The ESR 3 holds the error data for processing by the
assembly 1 and/or access by the Boundary Scan interface 2.
In the illustrative embodiment, the value of N is depen
dent on the number of CFDCs 8 implemented in the ASIC
system and is a design parameter included in designing the
assembly 1. In alternative embodiments, the value of N can
be predetermined such that it cannot be provided by the
designer, or it can be programmable such that it can be

system. The ESR 3 accomplishes this by latching and
holding error data produced by the CFDCs 8.

predetermined component of the ASIC system in order to
identify any errors in the operations of such component and

of the ESR 3 correspond to a particular CFDC 8 and, by

changed during the use of the assembly 1, and the mainte
nance registers and shift registers can be designed to alloW

35

various types of CFDCs 8 (not shoWn) Which are Well

for active and inactive bit positions).
In addition, the MASK register 4 and the INT circuit 6,
With or Without the PEINT circuit 7, operate in conjunction
With the ESR 3 to provide additional functionality to the

maintenance register assembly 1 during online testing. They

knoWn in the art. Examples of the CFDCs 8 are a parity

circuit, a cyclic redundancy check (CRC) circuit With default

support the ESR 3 in reporting error data held by the ESR
3 to the maintenance operation of the ASIC system in order

polynomial, a Hamming check circuit (With or Without
multiple error detection) and a checksum circuit. The check

In addition, they support prioritiZing reporting of the error

to initiate fault recovery actions When an error is detected.

circuits are not illustrated in FIG. 1 because they are merely
exemplary of the CFDCs 8 Which can be used for our
invention. The selection of particular CFDCs 8 for use in our
invention is a matter of design preference based on the ASIC 45

data. For example, since some errors identi?ed in particular
components of the ASIC system may not be a high priority
in the maintenance strategy of the system (e.g., such as
parity errors When a given bit error rate is expected), certain

4 and 5 are implemented. In addition, the CFDCs 8 identi?ed

ing to the ASIC system. Another method used to process loW

system in Which the CFDCs 8 and maintenance registers 3,

non-critical errors can be eliminated or masked from report

above are Well knoWn in the art as to their operations and the

priority errors, or errors that are expected to occur

signals for such operations, as shoWn in Chapters 3.5 and 4.9
of P. K. Lala, Fault Tolerant and Fault Testable Hardware

periodically, is to provide an error threshold function in the
form of a rate counter such that errors are reported only after

Design Systems, Prentice Hall International (1985). Such

a certain number of errors have been detected or the error

Chapters 3.5 and 4.9 are incorporated in their entirety herein
by reference. Accordingly, the CFDCs 8 Will not be further

detection rate has exceeded some prede?ned speci?cation.

The additional components Which perform the priority
functions include the MASK register 4, Which performs the

described herein.

Moreover, our invention is not limited to the use of 55 mask function or the elimination of error data latched by the

CFDCs 8 to provide data latched by the ESR 3. Rather, any

ESR 3 so it not reported to the ASIC system. The MASK
register 4 is also a register Which is formed as a shadoW

device suitable for use in providing data to ESR 3 can be
used in an embodiment of our invention. This is because the

dependent upon the source or processing Which results in

register to the ESR 3. That is, it contains the same con?gu
ration as the ESR 3 With regard to the N bit Width and bit
positions. The function of the MASK register 4 is accom

data stored in the ESR 3, but monitoring and testing the

plished by storing a bit pattern Which, When combined With

implementation of the Boundary Scan interface 2 is not

maintenance register assembly 1.

the contents of the ESR 3 in a logical AND operation
provided by the INT circuit 6 described in more detail beloW,

When the CFDC 8 detects an error in the component it

tests, it produces an ERR signal having a binary one value.
Similarly, When its component is fault-free, it produces an
ERR signal having a binary Zero value. The ERR signals
from each of the CFDCs 8 are transmitted in parallel to the

eliminates an ESR 3 error data bit Which indicates a loW
65

priority that is not to be reported by the assembly 1. The
MASK register 4 bit pattern has the folloWing binary value
designations for masking or retaining errors: a binary value

6,052,808
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of Zero means that the corresponding error data bit in the
ESR 3 should be masked and a binary one value means that

(i.e., a bit pattern containing binary Zero values). Therefore,

the corresponding error data bit in the ESR 3 should be
retained. For example, to test the INT circuit 6, individual
errors can be masked by Writing a binary one value to the

value of the PEINT circuit 7.
Moreover, the PEINT circuit 7 can be driven by the

particular bit position of the MASK register 4 Which corre
sponds to the bit position of the ESR 3 containing an error

designer of the maintenance register assembly 1 by the

to be masked. The INT line can then be evaluated by the
ASIC system maintenance application to ensure that the
interrupt signal is not produced as an output from the circuit

the maintenance application can be designed to ignore this

masked or unmasked ESR 3 error data as determined by the

generic integer value F. Where F equals Zero, the input to the
PEINT circuit 7 is driven by the output of the MASK
register 4, and Where F equals one, the input is driven by the
10

The INT circuit 6 is the means by Which the ASIC system

maintenance register assembly 1 interrupts the ASIC system
in order to report one or more errors detected by the CFDCs

8 and held by the ESR 3. It generates an INT signal as an
output from the assembly 1 on the INT line When it receives
unmasked error data indicating a fault from the ESR 3. More
particularly, the INT circuit 6 evaluates the error data bit
vectors in the ESR 3 and the MASK register 4 and generates
a binary one value as an INT signal to the ASIC system for

based on an absence of errors indicating a fault in the ESR
15 3 or an error indicating a fault in the ESR 3 Which is masked

by the MASK register 4. To resolve this potential ambiguity,
the PEINT circuit 7 can be designed so that the loWest

priority bit position of the ESR 3 and MASK register 4 bits
are designated as 1 rather than 0.

The maintenance registers 3, 4 and 5, the INT circuit 6,

reporting an error. There are tWo sets of inputs to the INT

the PEINT Circuit 7 as Well as the CFDCs 8 are run

circuit 6, the error data bit vector from the ESR 3 and the bit
vector as output from the MASK register 4. Both vectors are
transmitted on parallel lines to the INT circuit 6. The bit

vectors are logically ANDed by the INT circuit 6 such that,

synchronously on the same clock domain, established by the
clock signal CLK shoWn as an input line to the maintenance

register assembly 1 and to each device 3 to 8.
25

When an error is shoWn on the ESR 3 output based on a

binary one value at a given bit position, Where the binary

value of the corresponding bit position in the MASK register
4 is one, the output of the logical AND operation is a binary

The operations and the signals for such operations of the
maintenance registers 3 and 4, the INT circuit 6 and the
PEINT circuit 7 during online testing are Well knoWn in the
art, as shoWn in Chapter 5 of B. W. Johnson, Design and

Analysis of Fault Tolerant Digital Systems, Addison Wesley

one value. Hence, the INT circuit 6 outputs the INT signal
having a binary one value and an interrupt of the ASIC
system occurs. Similarly, Where an error is shoWn for a given
bit position of the bit vector from the ESR 3 output and the

corresponding bit position of the MASK register 4 contains
a binary Zero value, the ESR 3 error data bit is masked such
that the output of the INT circuit is a binary Zero value and
no interrupt of the ASIC system occurs. In addition, Where
the ESR 3 bit vector does not contain any binary Zero values
(i.e., there are no errors), the output from the INT circuit 6

output of the ESR 3. HoWever, an ambiguity can arise Where
the PEINT circuit 7 is driven by the ESR 3 because an error
can be masked as to the INT circuit 6, such that it is unclear
Whether the value at the output of the PEINT circuit 7 is
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(1989) and Chapter 4.13 of P. K. Lala, Fault Tolerant and
Fault Testable Hardware Design Systems, Prentice Hall
International (1985). Such publications are incorporated in
their entirety herein by reference. Reference is made to these
publication for further description of such devices.
The Boundary Scan interface 2 monitors and performs the
testing of the maintenance register assembly 1 and the
CFDCs 8 during offline and online testing. The operations of
the interface 2 are based on the tWo pin connections (for data

input and output) betWeen the interface 2 and the assembly

Will remain inactive (i.e., a binary Zero value) regardless of
Whether the MASK register 4 contains mask or retain binary

1. The standard Boundary Scan interface architecture man
dates a serial data-path in such assembly 1. The serial

values.
Moreover, the INT circuit 6 can also implement the

data-path is provided by the shift registers 9, 10 and 11,

greater than the predetermined value, then the INT circuit 6

namely, referring to FIG. 1, the shift register ESR (shoWn as
the SRESR) 9, the shift register MASK (shoWn as the
SRMASK) 10 and the shift register DCR (shoWn as the
SRDCR) 11. The shift registers 9, 10 and 11 are shadoW

outputs a binary one value on the INT line. Similarly, Where
the INT circuit 6 determines that the number of unmasked
errors is feWer than the predetermined value, a binary Zero
value or no interrupt signal is provided. As a result, the INT

sponding maintenance registers 3, 4 and 5, With regard to the
N bit Width and bit positions. The shift registers 9, 10 and 11
communicate With their respective maintenance registers 3,

threshold function by determining the number of unmasked
ESR 3 error data bits indicating an error and comparing it to 45
a predetermined value. If the number of unmasked errors is

registers containing the same con?guration as their corre

circuit 6 can be implemented With sequential logic circuits
and/or by softWare in a microprocessor.
In addition to the INT circuit 6, the PEINT circuit 7

provides the bit position of the active ESR 3 bit With the
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from the input of the maintenance register assembly 1, i.e.,
the test data input (TDI) line, to the output of the assembly
1, i.e., the test output line (TDO) line, such that the output
of the SRESR 9 (Which is also a TDO line) is coupled to the
input of the SRMASK 10 (Which is also a TDI line), and the
output of the SRMASK 10 (also a TDO line) is coupled to
the input of the SRDCR 11 (also a TDI line). This serial path
of the shift registers 9, 10 and 11 meets the Boundary Scan

highest priority. The number of output bits driven by the
PEINT circuit 7 can be speci?ed by the designer of the
maintenance register assembly 1 as the integer value M. In
the illustrative embodiment, the PEINT circuit 7 is designed
such that the most signi?cant bit of the ESR 3 has the highest
priority. For eXample, the ESR 3 bit in the 6th bit position
has a higher priority than the ESR 3 bit in the 5th bit
position, such that if both bits have a binary one value, the
PEINT circuit Would output the binary value of the 6th bit
position, i.e., the bit pattern “110”. When no bits from the
ESR 3 have a binary one value, the PEINT circuit 7 produces
the value for the ESR 3 bit position With the loWest priority

4 and 5 through N parallel lines, Where each line corre
sponds to the same bit position for each register connected
to that line. In addition, the shadoW shift registers are
coupled in a daisy chain to form a serial input-output path
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interface 2 standard serial format.
In this Way, data is communicated betWeen the shift

registers 9, 10 and 11 and the Boundary Scan interface 2 via
a serial data-path. Data is further communicated betWeen the
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shift registers 9, 10 and 11 and their corresponding mainte
nance registers 3, 4 and 5 via parallel transmission lines

by such interface 2. Additional operations can be executed

N parallel lines). This alloWs the Boundary Scan interface 2

using the particular functions available from the components
of the assembly 1 and interface 2 used to implement the
Boundary Scan interface 2. Referring once again to FIG. 1,

to communicate data to and from the assembly 1 by the

the Boundary Scan interface 2 includes a TAP Controller 12

serial data-path of the shift registers 9, 10 and 11 and by the
parallel lines betWeen the shift registers 9, 10 and 11 and the
maintenance registers 3, 4 and 5.
In the illustrative embodiment, during offline testing the

and an instruction register (shoWn as the INSTRR) 13. The
inputs to the interface 2 include the TCK clock, discussed
further beloW, and the TMS line. Its outputs include the SH
line, the CPT line and the UP line. The maintenance register

((shoWn With a N and a cross line to indicate that it includes

primary function of the interface 2 is to read out the contents

10

of the ESR 3 When the ASIC system’s maintenance appli

assembly 1 further includes: the six input and output pin
connections, additional circuitry and test logic. The six input

cation receives an interrupt signal on the INT line from the

and output connections include: the TCK line, the SH line,

INT circuit 6. The application triggers the Boundary Scan

the CPT line, the UP line and the TDI line as inputs; and as
the TDO line as an output. The additional circuitry com

interface 2 to read the contents of the ESR 3 by transmitting
the ESR 3 error data to the SRESR 9 and reading the
contents of the SRESR 9. The interface 2 then transmits the
ESR 3 contents to the maintenance application for the
determination of Whether and, if so, What fault recovery or
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prises the DCR 5 and the shift registers Which correspond to
the maintenance registers 3, 4 and 5, namely, the SRESR 9,
the SRMASK 10 and the SRDCR 11, respectively. In
addition, test logic (shoWn in FIG. 2) resides in the ESR 3

resolution actions are to be taken. Where the maintenance

for the illustrative embodiments. It is a series of logical steps

application determines that fault recovery is not necessary,

for implementing the interface 2.
The TAP Controller 12, the instruction register 13 and the

it can control the interface 2 to Write test data to the MASK

register 4 to mask the ESR 3 error data by transmitting a
binary Zero value to the appropriate bit position in the
SRMASK 10 and further transmitting the contents of the
SRMASK 10 to the MASK register 4. Where the mainte

softWare Which controls them are part of the IEEE standard

Boundary Scan interface 2 architecture. The TAP Controller
12 is a ?nite state machine for controlling the operation of
25

nance application determines that resolution actions are to

be taken, it can trigger the fault recovery softWare to take
such action.

Additional signals dependent on the external source are not
shoWn. The external source can be the ASIC system main

Another primary function of the Boundary Scan interface

tenance application including the CFDCs 8 and maintenance
register assembly 1 and/or a remote maintenance applica

during of?ine testing is to force errors in the CFDCs 8. This
operation uses the DCR 5 of the assembly 1. Like the MASK
register 4, the DCR 5 is also formed as a shadoW register to
the ESR 3 With regard to the ESR 3 N bit Width and bit

tion.
The signals on the TMS line are interpreted by the TAP
Controller 12 in order for the Controller 12 to determine the

positions. Accordingly, the DCR 5 con?guration is consis
tent With the ESR 3 as to each bit position corresponding to
particular CFDCs 8. The interface 2 transmits a bit vector to

the Boundary Scan interface 2 in response to a set of

externally supplied signals, including a test mode select
(TMS) signal (shoWn on the TMS line) and the TDI line.
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mode to initiate. Based on the TMS signal, the TAP con

troller provides the folloWing signals to the assembly 1 in

the DCR 5 through the SRDCR 11. The DCR 5 produces
output signals on the DCR lines (containing N multiple lines
for parallel transmission of the DCR 5 bit vector). The DCR
5 output is applied as inputs to the corresponding CFDCs 8

order to implement such mode: the SH line, the CPT line and
the UP line. When the TMS signal triggers the TAP Con
troller 12 to enter the “shift data register state”, the TAP

in order to force or clear errors in such CFDCs 8. The

Thereby, the Boundary Scan interface 2 enters a shift mode,
during Which it shifts test data serially via the TDI line into
the shift registers 9, 10 and 11. When the TMS signal
triggers the TAP Controller 12 to enter the “capture data
register state”, the TAP Controller 12 generates a binary one
value on the CPT line. Thereby, the Boundary Scan interface
2 enters a capture mode, during Which it captures error data
from the maintenance registers 3, 4 and 5 into their respec
tive shift registers 9, 10 and 11 via the parallel transmission
paths betWeen the shift registers 9, 10 and 11 and the
maintenance registers 3, 4 and 5. When the TMS signal
triggers the TAP Controller 12 to enter the “update data
register state”, the TAP Controller 12 generates a binary one
value on the UP line. Thereby, the Boundary Scan interface
2 enters an update mode, during Which it updates the
maintenance registers 3, 4 and 5 With the test data stored in
the shift registers 8, 9 and 10 via the parallel transmission
paths betWeen such devices.
The instruction register 13 is a shift register Which
receives test data and instruction codes (i.e., a bit vector) on

CFDCs 8 then operate based on the forced input from the
DCR and provide the resulting error data to the ESR 3. The
ESR 3 latches the error data, Which can then be read by the
interface 2 through transmission of the ESR 3 error data to
the SRESR 9, and further transmission to the interface 2.
An additional primary operation of the interface 2 com
bines offline and online testing functions. Such an operation

Controller 12 generates a binary one value on the SH line.
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comprises clearing and forcing errors into the maintenance
registers 3 and 4 by having the interface 2 transmit test data
to the SRESR 9 and the SRMASK 10 for subsequent
transmission to the ESR 3 and the MASK register 4,

respectively. Then, during online testing, the assembly 1
processes the forced data as if it Were error data transmitted

to the ESR 3 on the ERR line. Offline testing by the interface 55
2 can then be initiated in the event that the INT circuit 6
sends an interrupt signal on the INT line to the ASIC
system’s maintenance application to report an error based on

the test data. Accordingly, after forcing the test data to the
maintenance registers 3 and 4, the interface 2 operates in the
same manner as When error data indicating an error is

the TDI line from the external source. The instruction

transmitted on the ERR line to the ESR 3, that is, offline

register 13 is read by the TAP Controller 12, Which deter

testing functions. This functionality of the interface 2

mines Whether the contents of the register 13 are test data for
transmission to the assembly 1 or instruction codes for
selection of the test to be performed by the interface 2 and

according to our invention combines offline and online

testing.
These offline and online testing functions of the Boundary
Scan interface 2 are exemplary of the operations supported
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the shift register 9, 10 and/or 11 (and by extension, the
maintenance register 3, 4 and/or 5). The Controller 12
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determines the status of the register 13 contents based on the
value of the TMS signal on the TMS line. Where the TMS
signal indicates that the Controller 12 should enter the shift

implemented in the ESR 3 and is driven by the SH, CPT and
UP lines from the Controller 12. The test logic operates as

folloWs: ?rst it implements design parameters Which may be
de?ned by the user of the maintenance register assembly 1

mode, the data in the register 13 is test data for transmission
to the assembly 1. Where the TMS signal indicates any other

or are programmable during the use of the assembly 1. TWo

mode or other state for the Controller 12, the data in the

register 13 is instruction code(s).
Reference is made to the IEEE Standard 1149.1-1990,
IEEE Standard Test Access Port and Boundary-Scan
Architecture, cited above for further a description of the
features of the interface 2. In addition, these features and the
inputs and outputs to the interface 2 are further described
With reference to the assembly 1 components Which imple

10

DCR 5 and establishes that they are triggered on the edge of
the CLK as determined by the selected design parameter.
Similarly, in steps 4 to 6, the test logic initiates the shadoW

registers, namely the SRESR 9, the SRMASK 10 and the

ment the interface 2.

As mandated by the standard, the TCK is the clock used
for operation of the Boundary Scan interface 2 and the

variables are de?ned, namely the value of the integer N (as
described above), and the rising or falling edge of the CLK
for triggering operations of the assembly 1 devices 3 to 8.
In steps 1 to 3, the test logic initiates the maintenance
registers, namely, the ESR 3, the MASK register 4 and the
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SRDCR 11 and establishes that they are triggered on the

rising edge of the TCK. In alternative embodiments accord
ing to our invention, the falling edge of the TCK can be used
to trigger the shift registers, or the designation of the rising

testing of the maintenance register assembly 1 Which it
controls during offline testing and online testing functions,
With the exception of the DCR 5 and an update mode of the
interface 2. The DCR 5 operates on the system clock,
namely the CLK, because the DCR output signals are

or falling edge can be a design parameter for selection in

transmitted to the CFDCs 8, Which run on the CLK.

on the SH, CPT and UP lines from the interface 2. In step
7A, When the SH line has a binary one value such that the

designing the assembly 1.
During step 7, the test logic processes the signals received

Accordingly, to coordinate the transmission of data betWeen
the DCR 5 and the CFDCs 8, the DCR 5 operates on the

interface 2 triggers the shift mode, the folloWing series of

same clock as the CFDCs 8. Whether operations run on the 25 sub-steps are executed on each rising edge of the TCK:

CLK are triggered on the rising or falling edge of such CLK
can be a design parameter implemented by the test logic of
the illustrative embodiment.

(1) For each of the SRESR 9, SRMASK 10 and SRDCR

Operations in both of the shift and capture modes occur on

shift register 9, 10 and 11. The loWest priority bit
position of 1, rather than 0, is used in the illustrative
embodiment in order to avoid the ambiguity regarding

11, the bit in the loWest priority bit position, namely the
1st bit location, is transmitted to the TDO line of each

the rising edge of the TCK as applied on the input TCK line
to each of the shift registers 8, 9 and 10. HoWever, the update
mode is executed based on the rising or falling edge of the

the PEINT circuit 7 described above. The TDO lines for
shift registers 9 and 10 are also the TDI line for shift

system clock on the CLK line (once again, de?ned as a

design parameter). This is because error data (or actual

registers 10 and 11, respectively;

errors identi?ed by the CFDCs 8) in the ESR 3 takes
precedence over the test data Written by the interface 2.

(2) For the integer i having values from 1 to N-1, a loop
is executed for each i value. During the loop, the bits
are shifted from the highest priority bit position,
namely the N bit location, to the loWest priority bit
position of 1 in each shift register 9, 10 and 11. The

Therefore, Where there is an actual error from a CFDC 8, it

is latched by the ESR 3 rather than the test data from the
interface 2 in the illustrative embodiment. The ESR 3 runs
on the CLK. Accordingly, to coordinate the transmission of
data betWeen the SRESR 9 and the ESR 3 based on the data

shift operation occurs on an incremental basis of one bit

location per shift, as shoWn for example, by the shift
operation for the SRESR 9, Where the bit position of the
bit to be shifted is i+1 and the bit position to receive the
shifted bit is i; and
(3) Once the loop for the ivalues from 1 to N-1 have been
completed, the bit on the TDI line of each shift register
9, 10 and 11 is shifted into the N bit location of registers
9, 10 and 11. At the end of this loop, the bits in the

on ERR lines 8, the SRESR 9 runs on the same CLK as the

ESR 3. Prior to executing the update mode operation, the
ERR line is evaluated to determine Whether there is error
data indicating an error from the CFDCs 8. Where an error

is indicated, it takes precedence over the test data from the
interface 2 and is latched by the ESR 3. Where there is no
error indicated, the test data is Written to the ESR 3.
The TDI line to the assembly 1 transmits the test data from
the interface 2 to the input of the SRESR 9 for shifting such
test data into the shift registers 9, 10 and 11. Values

SRESR 9, the SRMASK 10 and the SRDCR 11 are

shifted by one bit position to the right.
In step 7B, When the CPT line has a binary one value such

presented at the TDI inputs to the shift registers 9, 10 and 11
are shifted into such registers on a rising edge of the TCK
in the illustrative embodiment.
The TDO line transmits the test data from the mainte

that the interface 2 triggers the capture mode, the capture
mode is executed using the parallel transmission lines
55

sponding maintenance registers 3, 4 and 5. On the rising

nance register assembly 1 to an external source as it is

edge of the TCK, the error data bit vector stored in the
maintenance registers 3, 4 and 5 is transmitted to the

shifted out of the shift registers 9, 10 and 11. For the shift
registers 9, 10 and 11, the test data results from either TDI
from the interface 2 or the data resulting from the capture
mode implemented by the interface 2. Values presented at
the TDO outputs from the shift registers 9, 10 and 11 are
shifted out on the rising edge of the TCK in the illustrative
embodiment.

Referring to FIG. 2, the maintenance register assembly 1
test logic executes the operations of the Boundary Scan
interface 2. In the illustrative embodiment, the test logic is

betWeen the shift registers 9, 10 and 11 and their corre

identical bit positions of the shift registers 9, 10 and 11.
In step 7C, When the UP line has a binary one value such

that the interface 2 triggers the update mode, the update
mode is executed using the parallel transmission lines
betWeen the shift registers 9, 10 and 11 and their corre
65

sponding maintenance registers 3, 4 and 5. HoWever, the
update mode operation is controlled by the CLK in order for
the ERR line to the ESR 3 to be checked for error data
indicating an error before the ESR 3 receives the test data
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receiving and storing error status bits from one of the

from the interface 2. Where there are no errors identi?ed by

testing circuits;

the CFDCs 8, the update mode operation is executed.
These hardWare and softWare features of the assembly 1

a plurality of shadoW registers in said maintenance reg

are designed in order to comply With the IEEE standard as
mandated for use of the Boundary Scan interface 2, as set
forth in the IEEE Standard 1149.1-1990, IEEE Standard Test

ister assembly, each of said shadoW registers including
a shift register and being coupled to a respective one of

Access Port and Boundary-Scan Architecture, cited above.
Reference is also made to the information provided in such

said maintenance registers and coupled to another of
said shadoW registers in a daisy chain and each of said
shadoW registers receiving said error status bits from

publication for further description.

one of said respective maintenance registers, and a last

In alternative embodiments according to this invention, a
smaller or larger number of maintenance registers and/or
interrupt circuits presently knoWn or hereinafter identi?ed to
provide the functionality described as to the maintenance
registers of our invention may be used. This results in a

10

cation; and

signi?cant number of combinations of maintenance register
assemblies Which, based on the functionality of each
register, provides a signi?cant number of functional combi
nations. The folloWing are examples of maintenance register
assemblies 1 (combinations of maintenance registers and
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a Boundary Scan interface including a test data output line
coupled as an input to a ?rst of said shadoW registers
and controlling shifting of an error status bit stream

through said shadoW registers in said daisy chain to
said serial output line in order to communicate said
error status bit stream to the maintenance application,
said error bit stream providing an error status signal for

interrupt circuits are indicated by an “*” betWeen such

each of the components to the maintenance application.

devices and, for ease of description, the references shoWn in
FIG. 1 are used): ESR*INT; ESR*INT*PEINT;

2. The netWork in accordance With claim 1 further com

prising:

ESR*MASK*INT; ESR*MASK*INT*PEINT;
ESR*MASK*INT*DCR; ESR*MASK*INT*PEINT*DCR;

said at least one maintenance register having a plurality of

maintenance register bit locations, each of said main

ESR*INT*DCR; and, ESR*INT*PEINT*DCR.
Accordingly, this invention does not require any one
combination and is not limited to the maintenance registers
and interrupt circuit described herein. Rather, our invention
is directed to the Boundary Scan interface 2 betWeen any

one of said shadoW registers in said daisy chain having
a serial output line coupled to the maintenance appli

25

tenance register bit locations corresponds to one of said
error status bits from a separate one of the testing

circuits; and

number, combination and type of maintenance registers

said at least one shadoW register having a bit Width equal
to that of said at least one maintenance register and

Which provide error data from a given circuit (e.g., CFDCs

receiving said error status bits from said at least one

8) according to the particular design of a system in Which the
maintenance register assembly is implemented. The selec

maintenance register in a plurality of shadoW register
bit locations corresponding to said maintenance regis

tion of the maintenance register assembly is a matter of
design preference as long as the proper assembly function

ter bit locations.
3. The netWork in accordance With claim 2 Wherein at
least tWo of said plurality of maintenance registers are error
source registers.
4. The netWork in accordance With claim 2 Wherein said
plurality of maintenance registers includes at least one error

ality is preserved. Regardless of the assembly 1 designed,
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the Boundary Scan interface 2 monitors and tests the opera

tions provided by such assembly 1. In addition, our inven
tion can also be applied to devices Which implement system
control functions in ASIC systems, for example, system
control registers. Such devices also store data based on the
operations of system components and accordingly, can be

tested during online and offline testing.
In addition, in alternative embodiments, the particular
design of inputs and outputs as to the maintenance register
assembly 1 (e.g., a single versus parallel lines betWeen the

source register, at least one mask register and at least one

diagnostic control register.
5. The netWork in accordance With claim 1 Wherein said
at least one maintenance register is an error source register.

6. The netWork in accordance With claim 1 Wherein said
error status bits comprise a concatenation of each error
45

CFDC 8 check circuits and the ESR 3) is a matter of design
preference and does not limit our invention. Furthermore, in

alternative embodiments, the values of the binary signals
and the designation of the rising edge of the TCK to trigger

main system.

interface 2 operations, described as to the illustrative
embodiment, can be modi?ed. So long as the functionality

9. The netWork in accordance With claim 1 Wherein the
maintenance application is an automatic test generator.
10. An apparatus for providing an interface betWeen a

of the maintenance register assembly 1 is maintained, our
invention is not limited to the particular binary value des
ignations described as to the illustrative embodiment.
What is claimed is:
1. A netWork for providing an interface betWeen a main

tenance register assembly and a maintenance application,
Wherein the maintenance application detects errors in a main

system and said maintenance register assembly, the main
system includes a plurality of components for performing
the operations of the main system and a plurality of testing
circuits, and each of the testing circuits acts to test a separate
one of the components and produce an error status bit stream
to indicate Whether the component has an error, said netWork

comprising:
a plurality of maintenance registers in said maintenance

register assembly, each of said maintenance registers

status bit from the testing circuits.
7. The netWork in accordance With claim 1 Wherein the
maintenance application is in the main system.
8. The netWork in accordance With claim 1 Wherein the
maintenance application is in a separate system from the

maintenance register assembly and a maintenance
55

application, Wherein the maintenance application detects
errors in a main system and said maintenance register

assembly, the main system includes a plurality of compo
nents for performing the operations of the main system and
a plurality of testing circuits, and each of the testing circuits
acts to test a separate one of the components and produce an
error status bit to indicate Whether the component has an

error, said apparatus comprising:
a plurality of maintenance registers in said maintenance
register assembly, each of said maintenance registers
having a plurality of maintenance register bit locations
and each of said maintenance register bit locations
corresponding to one of the testing circuits,
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each of said maintenance registers receiving and storing

said interrupt circuit further including a priority encoded

error status bits from one of the testing circuits in

interrupt circuit, said priority encoded interrupt circuit

separate ones of said plurality of maintenance register

receiving said test bits from said error source register

bit locations;

and said mask register for reporting said plurality of

a plurality of shadoW registers in said maintenance reg

errors based on the values of said test bits in said mask

register.

ister assembly, each of said shadoW registers including
a shift register and being coupled to a respective one of

14. The apparatus in accordance With claim 10 Wherein

said maintenance registers and coupled to another of
said shadoW registers in a daisy chain;

said at least one maintenance register is an error source

a Boundary Scan interface including a test data output line
coupled as an input to a ?rst of said shadoW registers

10

and an input line of said maintenance application being
shifting of a plurality of test bits into said shadoW
registers so that said test bits are serially shifted in said
shadoW registers in said daisy chain in order for said
shadoW registers to send said test bits to said mainte
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18. The apparatus in accordance With claim 10 Wherein
the maintenance application is an automatic test generator.
19. The apparatus in accordance With claim 10 Wherein at
least tWo of said plurality of maintenance registers are error
source registers.
20. The apparatus in accordance With claim 10 Wherein

11. The apparatus of claim 10 further comprising:
an interrupt circuit in communication With said at least
one maintenance register, said at least one maintenance
25

error status bits to the maintenance application When
said interrupt circuit identi?es an error in said error

21. A method of transferring error status data from testing
circuits associated With components in a main system by
means of an interface Which has feWer connections than

said at least one maintenance register to the mainte

tWice the number of the testing circuits, said method com

nance application based on said at least one test bit

prising the steps of:

indicating an error in order for the maintenance appli
cation to determine Whether said at least one mainte
35

register into a shadoW register during on-line testing;
and
serially reading out said error status bits from said shadoW
register based on a Boundary Scan interface shifting
said error status bits through said shadoW register in

13. The apparatus of claim 12 Wherein:
said test bits having a plurality of test bits indicating a

plurality of errors;

order to provide said error status bits to a maintenance

application Which detects errors in the main system and

said mask register having a bit Width equal to said error
source register and receiving said test bits from said
and

transferring a plurality of error status bits from said
testing circuits into an error source register;
transferring said error status bits from said error source

error source register and at least one mask register.

shadoW register corresponding to said mask register;

said plurality of maintenance registers are at least one error
source register, at least one mask register and at least one

diagnostic control register.

status bits; and
said interrupt circuit sending said test bits received from

nance register accurately received said test bit indicat
ing said error.
12. The apparatus in accordance With claim 10 Wherein
said plurality of maintenance registers include at least one

status bit from the testing circuits.
16. The apparatus in accordance With claim 10 Wherein
the maintenance application is in the main system.
17. The apparatus in accordance With claim 10 Wherein
the maintenance application is in a separate system from the

main system.

nance registers, said test bits including at least one test
bit indicating an error.

register sending said error status bits to said interrupt
circuit in order for said interrupt circuit to send said

15. The apparatus in accordance With claim 10 Wherein
said error status bits comprise a concatenation of each error

coupled to a serial output line of a last of said shadoW

registers, said Boundary Scan interface controlling

register.

the error source register.
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